

08/24/00

10715 U.S. PTO

09/644532
08/24/00

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

2666.72

First Named Inventor or Application Identifier

Runsheng HE

Express Mail Label No.

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)

2. ☒ Specification Total Pages

3. ☒ Drawing(s) (35 USC 113) Total Sheets

4. ☒ Oath or Declaration Total Pages

- a. ☒ Newly executed (original or copy)
b. ☐ Unexecuted for information purposes
c. ☐ Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]

i. ☐ **DELETION OF INVENTOR(S)**
Signed Statement attached deleting
inventor(s) named in the prior application, see
37 CFR 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (useable if Box 4c is checked)
The entire disclosure of the prior application, from which a copy of
the oath or declaration is supplied under Box 4c, is considered as
being part of the disclosure of the accompanying application and is
hereby incorporated by reference therein

6. ☐ Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)

- a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Two (2) Assignment Papers (cover sheet & document(s))

9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)

10. ☐ English Translation Document (if applicable)

11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)

14. ☒ Small Entity Statement(s) ☐ Statement filed in prior application
Status still proper and desired

15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)

16. ☐ Other: _____

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. _____

18. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label

05514

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

NAME

Address

City

State

Zip Code

Country

Telephone

Fax



CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS (37 CFR 1.16(c))	74-20 =	54	X \$ 18.00 =	\$ 972.00
	INDEPENDENT CLAIMS (37 cfr 1.16(b))	4-3 =	1	X \$ 78.00 =	\$ 78.00
	MULTIPLE DEPENDENT CLAIMS (if applicable) (37 CFR 1.16(d))			\$ 260.00 =	\$
				BASIC FEE (37 CFR 1.16(a))	\$ 690.00
			Total of above Calculations =		\$1740.00
	Reduction by 50% for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).				\$870.00
	TOTAL =				\$870.00

19. Small entity status


- a. ☒ A Small entity statement is enclosed.
- b. ☐ A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.
- c. ☐ Is no longer claimed.

20. ☒ A check in the amount of \$ 870.00 to cover the filing fee is enclosed.

21. ☒ Two checks, each in the amount of \$ 40.00, to cover the recordal fees are enclosed.

22. The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. 06-1205:

- a. ☒ Fees required under 37 CFR 1.16.
- b. ☐ Fees required under 37 CFR 1.17.
- c. ☐ Fees required under 37 CFR 1.18.

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED	
NAME	Steven W. Stewart - Reg. No. 45,133
SIGNATURE	
DATE	August 24, 2000

SWS/cob

**STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(c)—SMALL BUSINESS CONCERN****DOCKET NUMBER: MP0072****Applicant, Patentee, or Identifier: Runsheng He****Application or Patent No.****Filed or Issued:****Title: Feedforward Equalizer for DFE Based Detector**

I hereby state that I am

☐ the owner of the small business concern identified below:☒ an official of the small business concern empowered to act on behalf of the concern identified below:**NAME OF SMALL BUSINESS CONCERN:** Marvell Technology Group Ltd.**ADDRESS OF SMALL BUSINESS CONCERN:** Richmond House, 3rd floor, 12 Parla Ville Road, Hamilton HM DX, Bermuda.

I hereby state that the above identified small business concern qualifies as a small business concern as defined in 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff, 409 Third Street, SW, Washington, DC 20416.

I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in:

☒ the specification filed herewith with title as listed above.☐ the application identified above.☐ the patent identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

☒ Each person, concern, or organization having any rights in the invention is listed below:☐ no such person, concern, or organization exists.☐ each such person, concern, or organization is listed below.

Separate statements are required from each named person, concern or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

NAME OF PERSON SIGNING Eric Janofsky**TITLE OF PERSON IF OTHER THAN OWNER** General Patent Counsel**ADDRESS OF PERSON SIGNING** 645 Armaror Avenue, Sunnyvale, CA 94086**SIGNATURE** **DATE** 8/24/00

MP0072

APPLICATION

FOR

UNITED STATES LETTERS PATENT

Be it known that I, Runsheng He, a citizen of the People's Republic of China, have invented new and useful improvements in:

FEEDFORWARD EQUALIZER FOR DFE BASED DETECTOR

of which the following is the specification.

FEEDFORWARD EQUALIZER FOR DFE BASED DETECTOR

Inventor: Runsheng He

BACKGROUND OF THE INVENTION

5 Field of the Invention

This invention relates generally to a feedforward equalizer used in conjunction with a decision feedback equalizer in a data communications channel. More particularly the present invention relates to a feedforward equalizer used in conjunction with a decision feedback equalizer for a gigabit Ethernet transceiver.

10 Description of the Related Art

15 A feedforward equalizer is an extremely useful component of a digital signal processor used to shape and otherwise to filter an input signal so as to obtain an output signal with desired characteristics. Feedforward equalizers may be used in such diverse fields as Ethernet transceivers, read circuits for disk drives, ghost cancellation in broadcast and cable TV transmission, channel equalization for communication in magnetic recording, echo cancellation, estimation/prediction for speech processing, adaptive noise cancellation, etc.

20 A feedforward equalizer is particularly suited for filtering inter-symbol interference (ISI). To varying degrees, ISI is always present in a data communications system. ISI is the result of the transmission characteristics of the communications channel, i.e., the "channel response," and, generally speaking, causes neighboring data symbols, in a transmission sequence, to spread out and interfere with one another. If the channel response is bad, or severe, ISI becomes a major impediment to having low error rate communications between two data endpoints. In fact, at higher data rates, 25 i.e., frequencies, the affect of ISI is more severe since there is more high frequency attenuation in the transmission channel. Consequently, current efforts to push transmission speeds higher and higher in the local loop environment must effectively contend with ISI effects on a transmitted data signal to be successful.

30 Generally speaking the ISI can be divided into two components, namely precursor and post cursor ISI. Conventionally a feedforward equalizer (FFE) attempts to remove precursor ISI, and decision feedback equalization (DFE) attempts to remove

postcursor ISI. Fig. 1 is illustrative of a conventional feedforward equalizer used in conjunction with decision feedback equalizer in a data communications channel. As shown in Fig. 1, an analog, input signal from a communication channel is converted by to a digital signal by analog-to-digital converter 102. The digital signal is processed by FFE 104 and DFE 106 in a conventional manner. DFE 106 comprises decision circuit 108 and feedback filter 110. Examples of conventional arrangements are discussed in U.S. Patent Nos. 5,513,216 and 5,604,769, the contents of each of which are incorporated herein by reference.

However in conventional arrangements the length of the postcursor ISI is rather large, as shown in Fig. 2. To process a signal with a long tail, the feedback filter needs to have a proportionately large number of taps. This results in higher complexity and severe error proagation.

Summary of the Invention

According to a first aspect of the present invention, a signal processing apparatus comprises an input circuit to receive an input signal. A feedforward equalizer comprises a high-pass filter and is responsive to the input circuit. A decision feedback equalizer comprises a decision circuit responsive to the feed forward equalizer and a feedback filter responsive to the decision circuit. The decision circuit is responsive to the feedback filter.

According to a second aspect of the present invention, the high-pass filter has a low cutoff frequency.

According to a third aspect of the present invention, the high-pass filter has a flat response.

According to a fourth aspect of the present invention, the high-pass filter has high attenuation at low frequency.

According to a fifth aspect of the present invention, the high-pass filter has high attenuation at low frequencies.

According to a sixth aspect of the present invention, the high attenuation is at least 20 db.

According to a seventh aspect of the present invention, the high-pass filter comprises a first finite impulse response filter (FIR).

According to an eighth aspect of the present invention, the first FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI.

5 According to a ninth aspect of the present invention, each tap of the first FIR filter has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

10 According to a tenth aspect of the present invention, the input circuit comprises an analog to digital converter.

According to an eleventh aspect of the present invention, the decision circuit comprises a threshold circuit.

According to a twelfth aspect of the present invention, the decision circuit comprises a Viterbi detector.

15 According to a thirteenth aspect of the present invention, a first adaptive control circuit is provided to adapt the M taps for filtering precursor ISI and N taps for filtering.

According to a fourteenth aspect of the present invention, each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

20 According to a fifteenth aspect of the present invention, the first adaptive control circuit is operable only during signal acquisition.

According to a sixteenth aspect of the present invention, the feedback filter comprises a second finite impulse response filter (FIR).

25 According to a seventeenth aspect of the present invention, a second adaptive control circuit to adapt taps of the second FIR.

30 According to an eighteenth aspect of the present invention, a signal processing apparatus comprises an input means for receiving an input signal. A feedforward equalizer means is provided for feedforward equalizing by high-pass filtering the input signal received by the input means. A decision feedback equalizer means comprises a decision means for recovering data from an output of the feedforward equalizer means

and a feedback filter means for filtering an output of the decision means. The decision means is responsive to the feedback filter means.

According to a nineteenth aspect of the present invention, the feedforward equalizer means has a low cutoff frequency.

5 According to a twentieth aspect of the present invention, the feedforward equalizer means has a flat response.

According to a twenty-first aspect of the present invention, the feedforward equalizer means has high attenuation at low frequency.

10 According to a twenty-second aspect of the present invention, the feedforward equalizer means has high attenuation at low frequencies.

According to a twenty-third aspect of the present invention, the feedforward equalizer means shortens a length of postcursor inter-symbol interference.

According to a twenty-fourth aspect of the present invention, the feedforward equalizer means attenuates any DC noise.

15 According to a twenty-fifth aspect of the present invention, the feedforward equalizer means attenuates baseline wander.

According to a twenty-sixth aspect of the present invention, the high attenuation is at least 20 dB.

20 According to a twenty-seventh aspect of the present invention, the feedforward equalizer means comprises a first finite impulse response filter (FIR) means for filtering the input signal.

According to a twenty-eighth aspect of the present invention, the first FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI.

25 According to a twenty-ninth aspect of the present invention, each tap of the first FIR filter means has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

According to a thirtieth aspect of the present invention, the input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

5 According to a thirty-first aspect of the present invention, the decision means comprises a threshold circuit.

According to a thirty-second aspect of the present invention, the decision means comprises a Viterbi detector.

10 According to a thirty-third aspect of the present invention, a first adaptive control means is provided for adapting the M taps for filtering precursor ISI and N taps for filtering.

According to a thirty-fourth aspect of the present invention, each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

According to a thirty-fifth aspect of the present invention, the first adaptive control means is operable only during signal acquisition.

15 According to a thirty-sixth aspect of the present invention, the feedback filter means comprises a second finite impulse response filter (FIR) means for filtering the output of the decision means.

According to a thirty-seventh aspect of the present invention, a second adaptive control means is provided for adapting taps of the second FIR means.

20 Other objects and attainments together with a fuller understanding of the invention will become apparent and appreciated by referring to the following description and claims taken in conjunction with the accompanying drawings.

Brief Description of the Drawings

In the drawings wherein like reference symbols refer to like parts.

25 Fig. 1 is a block diagram of a feedforward equalizer used in conjunction with a decision feedback equalizer;

Fig. 2 illustratively shows the length of the postcursor ISI when an input signal is processed by a conventional arrangement;

30 Fig. 3 is a block diagram of a feedforward equalizer implemented as a high-pass filter used in conjunction with a decision feedback equalizer in accordance with a first embodiment of the present invention;

Fig. 4 illustratively shows the length of the postcursor ISI of when an input signal is processed by the present invention;

Fig. 5 illustrates the frequency response of the high-pass filter in accordance with Fig. 3;

5 Fig. 6 is a schematic drawing of the high-pass filter of Fig. 3 implemented as an finite impulse response (FIR) filter;

Fig. 7 is a block diagram of a feedforward equalizer implemented as an adaptive high-pass filter used in conjunction with a decision feedback equalizer in accordance with a second embodiment of the present invention;

10 Fig. 8 is a schematic drawing of the high-pass filter of Fig. 7 implemented as an adaptive finite impulse response (FIR) filter; and

Fig. 9 is a block diagram of an Ethernet transceiver incorporating the feedforward equalizer used in conjunction with a decision feedback equalizer in accordance with the present invention.

15 Description of the Preferred Embodiments

20 The present invention will now be described with reference with to a feedforward equalizer used in an Ethernet transceiver device. Preferably, the feedforward equalizer is embodied in an Integrated Circuit disposed between a digital interface and an RJ45 analog jack. The Integrated Circuit may be installed inside a PC on the network interface card or the motherboard, or may be installed inside a network switch or router. However, other embodiments include applications in read circuits for disk drives, ghost cancellation in broadcast and cable TV transmission, channel equalization for communication in magnetic recording, echo cancellation, estimation/prediction for speech processing, adaptive noise cancellation, etc. All such
25 embodiments are included within the scope of the appended claims.

Moreover, while the invention will be described with respect to the functional elements of the FFE, the person of ordinary skill in the art will be able to embody such functions in discrete digital or analog circuitry, or as software executed by a general purpose process (CPU) or digital signal processor.

30 A functional block diagram of an Ethernet transceiver incorporating the FFE according to the present invention is depicted in Fig. 9. Although only one channel is

depicted therein, four parallel channels are typically used in Gigabit Ethernet applications. Only one channel is depicted and described herein for clarity.

A 125 MHz, 250Mbps digital input signal from a PC is PCS-encoded in a PCS encoder 2 and is then supplied to a D/A converter 4 for transmission to the Ethernet cable 6. The PCS-encoded signal is also supplied to a NEXT (Near End Transmitter) noise canceller 8 and to adaptive echo canceller 10.

Signals from the Ethernet cable 6 are received at adder 14 and added with correction signals supplied from baseline wander correction block 12 (which corrects for DC offset). The added signals are then converted to digital signals in the A/D converter 16, as controlled by timing and phase-lock-loop block 18. The digital signals from A/D converter 16 are supplied to delay adjustment block 20, which synchronizes the signals in accordance with the four parallel Ethernet channels. The delay-adjusted digital signals are then added with the echo-canceled signals and the NEXT-canceled signals in adder 22.

The added signals are supplied to a Feed Forward Equalizer filter 24 which filters the signal prior to DFE or more specifically, Viterbi trellis decoding in decoder 26. After Viterbi decoding, the output signal is supplied to PCS decoder 28, after which the PCS-decoded signal is supplied to the PC.

The decoder 26 also supplies output signals to a plurality of adaptation blocks schematically depicted at 30 in Fig. 9. As is known, such adaptation blocks carry out corrections for such conditions as temperature offset, connector mismatch, etc. The adaptation block 30 provides output to the baseline wander correction circuit 12, the timing and phase-lock-loop circuit 18, the echo canceller 10, and the NEXT canceller 8. Each functional block depicted in Fig. 9 includes a slave state controller (not shown) for controlling the operation and timing of the corresponding block.

Reference is now made to Fig. 3 which shows a block diagram of a feedforward equalizer implemented as a high-pass filter used in conjunction with a decision feedback equalizer in accordance with a first embodiment of the present invention. As shown therein, an analog input signal is converted to a digital signal by analog-to-digital converter (ADC) 312. The FFE 304 processes the digitized input signal to effectively cancel the precursor ISI and shorten the length of the postcursor ISI. Fig. 4 illustratively shows the shorten length of the postcursor ISI of when an input signal is processed by FFE 304 of the present invention. FFE 304 is preferably implemented as a high-pass filter to shorten the tail. The output of FFE 304 is then processed by DFE

305 to effectively cancel the postcursor ISI in a known manner. DFE 305 comprises decision circuit 308 and feedback filter 310. Decision circuit 308 may be implemented by, for example, a threshold circuit, a Viterbi detector or the like. Feedback filter 310 is preferably implemented as a FIR filter.

5 Fig. 5 illustrates the response characteristics of high-pass filter of FFE 304. The filter has a low cutoff frequency. As can be seen in Fig. 5, at higher frequencies the filter has a relatively flat response and has high attenuation at low frequencies (preferably 20 db). This characteristic is advantageous in attenuating any DC noise and any DC components caused by baseline wander. Significantly, the flat response
10 reduces noise enhancement.

Referring now to Fig. 6, high-pass filter 304 is preferably implemented as a finite impulse response (FIR) filter 600. FIR filter 600 comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI. In the preferred embodiment M=1 and N=3. Each tap comprises a delay 602 (except for the first tap), a multiplier 604 and a summer 606 (except for the first tap). Delay circuit 602 delays an output from a previous tap, and multiplier 604 multiplies the output from delay circuit 602 by a coefficient W. The output of multiplier 604 is added to an output from of previous tap by summer 606.
15

The selection of the coefficients W is critical in providing the response defined in Fig. 5. To achieve this response, the selection of the coefficients W is critical. The appropriate selection of coefficients $W_1 \dots W_n$ determines the sharpness of the response, and the appropriate selection of coefficients $W_{-m} \dots W_{-1}$ effectively cancels the precursor tail. In the present embodiment the coefficients are selected from the following constraints:
20

25 $W_0 = \text{unity}$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < < 1$$

$$-1 < W_1, \dots, W_n < 0,$$

in the preferred embodiment

$$W_0 = 1$$

30 $W_{-1} = -0.1$

$$W_{-1} + W_0 + W_1 + W_2 + W_3 = 0.1$$

$$|W_1| > |W_2| > |W_3|$$

$-1 < W_1, W_2, W_3 < 0$, preferably $W_1 = -.35$, $W_2 = -.25$, and $W_3 = -.20$.

As will be appreciated by one of ordinary skill in the art, the preferred values discussed above may be proportionately varied to still achieve very similar and acceptable responses.

Fig. 7 is an alternate embodiment of the present invention, in which the coefficients of the FIR of the FFE is adaptive and the FIR of the feedback filter is also adaptive. In general, an error generator circuit 724 is provided to determine any errors during signal acquisition, and an error signal is provided to an adaptive control circuit 720 to move the coefficients of the FFE. These coefficients of the FFE are only moved during signal acquisition. After acquisition, the coefficients of the FFE are then held at the values determined during acquisition. Also, an error generator 726 determines if there are any errors from feedback filter 110 and provides an error signal to adaptive control circuit 728. Adaptive control circuit 728 moves coefficients for feedback filter 110.

Fig. 8 shows a more detailed schematic of an adaptive FIR filter for FFE. As shown therein, the main tap W_0 is kept at its initial value and is not adapted. Coefficients $W_{-m} \dots W_{-1}$ can be determined by LMS engines $840_m \dots 840_{-1}$ in accordance with a least mean square (LMS) algorithm based on gradient optimization. The change in tap weight coefficients ΔW_n is calculated to be $\Delta W_n = \Delta * X_n * E_n$; where Δ is the adaptation rate and E is the error output by the error generator 724. Coefficients $W_1 \dots W_n$ are similarly determined by LMS engines $840_1 \dots 840_n$. In addition limiters $830_1 \dots 830_n$ are provided to enforce the constraints discussed above.

While the invention has been described in conjunction with several specific embodiments, it is evident to those skilled in the art that many further alternatives, modifications and variations will be apparent in light of the foregoing description. Thus, the invention described herein is intended to embrace all such alternatives, modifications, applications and variations as may fall within the spirit and scope of the appended claims.

WHAT IS CLAIMED IS:

1. A signal processing apparatus comprising:

an input circuit to receive an input signal;

5 a feedforward equalizer comprising a high-pass filter and responsive to said input circuit; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feed forward equalizer; and

a feedback filter responsive to said decision circuit, wherein said decision circuit is responsive to said feedback filter.

10 2. A signal processing circuit according to Claim 1, wherein said high-pass filter has a low cutoff frequency.

3. A signal processing circuit according to Claim 2, wherein said high-pass filter has a flat response.

15 4. A signal processing circuit according to Claim 1, wherein said high-pass filter has high attenuation at low frequency.

5. A signal processing circuit according to Claim 1, wherein said high-pass filter has high attenuation at low frequencies.

6. A signal processing circuit according to Claim 5, wherein the high attenuation is at least 20 db.

20 7. A signal processing circuit according to Claim 1, wherein said high-pass filter comprises a first finite impulse response filter (FIR).

8. A signal processing circuit according to Claim 7, wherein said first FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI.

9. A signal processing circuit according to Claim 8, wherein each tap of said first
5 FIR filter has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^N W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

10. A signal processing circuit according to Claim 1, wherein said input circuit
10 comprises an analog to digital converter.

11. A signal processing circuit according to Claim 1, wherein said decision circuit comprises a threshold circuit.

12. A signal processing circuit according to Claim 1, wherein said decision circuit comprises a Viterbi detector.

15 13. A signal processing circuit according to Claim 8, further comprising a first adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for filtering.

14. A signal processing circuit according to Claim 13, wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

20 15. A signal processing circuit according to Claim 13, wherein said first adaptive control circuit is operable only during signal acquisition.

16. A signal processing circuit according to Claim 1, wherein said feedback filter comprises a second finite impulse response filter (FIR).

17. A signal processing circuit according to Claim 15, further comprising a second adaptive control circuit to adapt taps of said second FIR.

5 18. A signal processing apparatus comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means; and

decision feedback equalizer means comprising:

10 decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means, wherein said decision means is responsive to said feedback filter means.

15 19. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means has a low cutoff frequency.

20. A signal processing circuit according to Claim 19, wherein said feedforward equalizer means has a flat response.

21. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means has high attenuation at low frequency.

20 22. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means has high attenuation at low frequencies.

23. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means shortens a length of postcursor inter-symbol interference.

24. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means attenuates any DC noise.

25. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means attenuates baseline wander.

5 26. A signal processing circuit according to Claim 22, wherein the high attenuation is at least 20 db.

27. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means comprises a first finite impulse response filter (FIR) means for filtering the input signal.

10 28. A signal processing circuit according to Claim 27, wherein said first FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI.

29. A signal processing circuit according to Claim 28, wherein each tap of said first FIR filter means has a corresponding coefficient W as follows:

15 $W_0 = \text{unity}$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i \ll 1, \text{ and}$$

$$-1 \ll W_1, \dots, W_n \ll 0.$$

20 30. A signal processing circuit according to Claim 18, wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

31. A signal processing circuit according to Claim 18, wherein said decision means comprises a threshold circuit.

32. A signal processing circuit according to Claim 18, wherein said decision means comprises a Viterbi detector.

33. A signal processing circuit according to Claim 28, further comprising a first adaptive control means for adapting the M taps for filtering precursor ISI and N taps
5 for filtering.

34. A signal processing circuit according to Claim 33, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

35. A signal processing circuit according to Claim 33, wherein said first adaptive control means is operable only during signal acquisition.

36. A signal processing circuit according to Claim 18, wherein said feedback filter means comprises a second finite impulse response filter (FIR) means for filtering the
10 output of said decision means.

37. A signal processing circuit according to Claim 36, further comprising a second adaptive control means for adapting taps of said second FIR means.

15 38. An Ethernet transceiver, comprising:

an input for inputting an input signal into an Ethernet cable;

an output for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal

20 a feedforward equalizer comprising a high-pass filter and responsive to said input circuit; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feed forward equalizer; and

a feedback filter responsive to said decision circuit, wherein said decision circuit is responsive to said feedback filter.

39. An Ethernet transceiver according to Claim 38, wherein said high-pass filter has a low cutoff frequency.

5 40. An Ethernet transceiver according to Claim 39, wherein said high-pass filter has a flat response.

41. An Ethernet transceiver according to Claim 38, wherein said high-pass filter has high attenuation at low frequency.

10 42. An Ethernet transceiver according to Claim 38, wherein said high-pass filter has high attenuation at low frequencies.

43. An Ethernet transceiver according to Claim 42, wherein the high attenuation is at least 20 db.

15 44. An Ethernet transceiver according to Claim 38, wherein said high-pass filter comprises a first finite impulse response filter (FIR).

45. An Ethernet transceiver according to Claim 44, wherein said first FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI.

46. An Ethernet transceiver according to Claim 45, wherein each tap of said first FIR filter has a corresponding coefficient W as follows:

20 $W_0 = \text{unity}$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 \leq W_1, \dots, W_n \leq 0.$$

47. An Ethernet transceiver according to Claim 38, wherein said input circuit comprises an analog to digital converter.

48. An Ethernet transceiver according to Claim 38, wherein said decision circuit
5 comprises a threshold circuit.

49. An Ethernet transceiver according to Claim 38, wherein said decision circuit comprises a Viterbi detector.

50. An Ethernet transceiver according to Claim 45, further comprising a first
10 adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for filtering.

51. An Ethernet transceiver according to Claim 50, wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

52. An Ethernet transceiver according to Claim 50, wherein said first adaptive control circuit is operable only during signal acquisition.

15 53. An Ethernet transceiver according to Claim 38, wherein said feedback filter comprises a second finite impulse response filter (FIR).

54. An Ethernet transceiver according to Claim 53, further comprising a second adaptive control circuit to adapt taps of said second FIR.

55. A signal processing apparatus comprising:

20 input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,
5 wherein said decision means is responsive to said feedback filter means.

56. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means has a low cutoff frequency.

57. An Ethernet transceiver according to Claim 56, wherein said feedforward equalizer means has a flat response.

10 58. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means has high attenuation at low frequency.

59. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means has high attenuation at low frequencies.

15 60. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means shortens a length of postcursor inter-symbol interference.

61. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means attenuates any DC noise.

62. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means attenuates baseline wander.

20 63. An Ethernet transceiver according to Claim 59, wherein the high attenuation is at least 20 db.

64. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means comprises a first finite impulse response filter (FIR) means for filtering the input signal.

65. An Ethernet transceiver according to Claim 64, wherein said first FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI.

66. An Ethernet transceiver according to Claim 65, wherein each tap of said first FIR filter means has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

67. An Ethernet transceiver according to Claim 55, wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

68. An Ethernet transceiver according to Claim 55, wherein said decision means comprises a threshold circuit.

69. An Ethernet transceiver according to Claim 55, wherein said decision means comprises a Viterbi detector.

70. An Ethernet transceiver according to Claim 65, further comprising a first adaptive control means for adapting the M taps for filtering precursor ISI and N taps for filtering.

71. An Ethernet transceiver according to Claim 33, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

72. An Ethernet transceiver according to Claim 70, wherein said first adaptive control means is operable only during signal acquisition.

5 73. An Ethernet transceiver according to Claim 55, wherein said feedback filter means comprises a second finite impulse response filter (FIR) means for filtering the output of said decision means.

74. An Ethernet transceiver according to Claim 73, further comprising a second adaptive control means for adapting taps of said second FIR means.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
220

ABSTRACT

5 A feedforward equalizer for DFE based detector is provided comprising a digital to analog converter to convert an analog signal to a digital signal. A feedforward equalizer comprises a high-pass filter and is responsive to the input circuit. The high-pass filter has a low cutoff frequency, has a relatively flat response and has high attenuation at low frequencies. A decision feedback equalizer comprises a decision circuit responsive to the feedforward equalizer, and a feedback filter is responsive to the decision circuit. The decision circuit is also responsive to the feedback filter.

105




Fig. 1




Fig. 2




Fig. 4




Fig. 5

600




Fig. 6




Fig. 7

600




Fig. 8

**COMBINED DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION**

(Page 1)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Feedforward Equalizer for DFE Based Detector

☐ the specification of which is attached hereto X was filed on__ as United States Application No. or PCT International Application No.____ and was amended on_____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR ' 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. ' 119(a)-(d) or ' 365(b), of any foreign application(s) for patent or inventor's certificate, or ' 365(a) of any PCT international application which designates at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed:

<u>Country</u>	<u>Application No.</u>	<u>Filed (Day/Mo./Yr.)</u>	<u>(Yes/No)</u> <u>Priority Claimed</u>
----------------	------------------------	----------------------------	--

I hereby claim the benefit under 35 U.S.C. ' 119(e) of any United States provisional application(s) listed below:


<u>Application No.</u>	<u>Filed (Day/Mo./Yr.)</u>
------------------------	----------------------------

I hereby claim the benefit under 35 U.S.C. ' 120 of any United States application(s), or ' 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. ' 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. ' 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

<u>Application No.</u>	<u>Filed (Day/Mo./Yr.)</u>	<u>Status</u> <u>(Patented, Pending, Abandoned)</u>
------------------------	----------------------------	--

I hereby appoint the practitioners associated with the firm and Customer Number provided below and Eric B. Janofsky, Reg. No. 30,759 to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and direct that all correspondence be addressed to the address associated with that Customer Number:

FITZPATRICK, CELLA, HARPER & SCINTO
Customer Number: 05514

Full Name of Sole or First Inventor Runsheng He
Inventor's signature 
Date 08/23/06 Citizen/Subject of People's Republic of China
Residence 865 Carlisle Way, Apt. 57, Sunnyvale, California 94087
Post Office Address same